# 500 mA, Very Low Dropout Bias Rail CMOS Voltage Regulator

The NCP133 is a 500 mA VLDO equipped with NMOS pass transistor and a separate bias supply voltage ( $V_{BIAS}$ ). The device provides very stable, accurate output voltage with low noise suitable for space constrained, noise sensitive applications. In order to optimize performance for battery operated portable applications, the NCP133 features low I<sub>Q</sub> consumption. The XDFN6 1.2 mm x 1.2 mm package is optimized for use in space constrained applications.

# Features

- Input Voltage Range: 0.8 V to 5.5 V
- Bias Voltage Range: 2.4 V to 5.5 V
- Adjustable and Fixed Voltage Versions Available
- Output Voltage Range: 0.8 V to 2.1 V (Fixed) and 0.8 V to 3.6 V (Adjustable)
- ±1.5% Accuracy over Temperature, 0.5% V<sub>OUT</sub> @ 25°C
- Ultra-Low Dropout: Typ. 140 mV at 500 mA
- Very Low Bias Input Current of Typ. 80 µA
- Very Low Bias Input Current in Disable Mode: Typ. 0.5 μA
- Logic Level Enable Input for ON/OFF Control
- Output Active Discharge Option Available
- Stable with a 2.2 µF Ceramic Capacitor
- Available in XDFN6 1.2 mm x 1.2 mm x 0.4 mm Package
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant


## **Typical Applications**


- Battery-powered Equipment
- Smartphones, Tablets
- Cameras, DVRs, STB and Camcorders




# **ON Semiconductor™**

<u>www.onsemi.com</u>









## **ORDERING INFORMATION**

See detailed ordering and shipping information on page 8 of this data sheet.





Figure 1. Typical Application Schematics



\*Active output discharge function is present only in NCP133AMXyyyTCG devices. yyy denotes the particular output voltage option.




Figure 2. Simplified Schematic Block Diagram – Fixed Version

\*Active output discharge function is present only in NCP133AMXADJTCG devices.

## Figure 3. Simplified Schematic Block Diagram – Adjustable Version

## **PIN FUNCTION DESCRIPTION**

Pin No. XDFN6	Pin Name	Description
1	OUT	Regulated Output Voltage pin
2 (Fixed)	N/C	Not internally connected (Note 1)
2 (Adj)	ADJ	Adjustable Regulator Feedback Input. Connect to output voltage resistor divider central node.
3	EN	Enable pin. Driving this pin high enables the regulator. Driving this pin low puts the regulator into shutdown mode.
4	BIAS	Bias voltage supply for internal control circuits. This pin is monitored by internal Under-Voltage Lockout Circuit.
5	GND	Ground
6	IN	Input Voltage Supply pin
Pad		Should be soldered to the ground plane for increased thermal performance.

1. True no connect. Printed circuit board traces are allowable

# **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Input Voltage (Note 2)	V <sub>IN</sub>	-0.3 to 6	V
Output Voltage	V <sub>OUT</sub>	–0.3 to (V <sub>IN</sub> +0.3) $\leq$ 6	V
Chip Enable, Bias and Adj Input	$V_{\text{EN},} V_{\text{BIAS},} V_{\text{ADJ}}$	-0.3 to 6	V
Output Short Circuit Duration	t <sub>SC</sub>	unlimited	S
Maximum Junction Temperature	TJ	150	°C
Storage Temperature	T <sub>STG</sub>	-55 to 150	°C
ESD Capability, Human Body Model (Note 3)	ESD <sub>HBM</sub>	2000	V
ESD Capability, Machine Model (Note 3)	ESD <sub>MM</sub>	200	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality 2. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.
3. This device series incorporates ESD protection (except OUT pin) and is tested by the following methods:

ESD Human Body Model tested per EIA/JESD22–A114 ESD Machine Model tested per EIA/JESD22–A115 Latchup Current Maximum Rating tested per JEDEC standard: JESD78.

# THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit
Thermal Characteristics, XDFN6 1.2 mm x 1.2 mm Thermal Resistance, Junction-to-Air	$R_{ ext{ hetaJA}}$	170	°C/W

**ELECTRICAL CHARACTERISTICS**  $-40^{\circ}C \le T_J \le 85^{\circ}C$ ;  $V_{BIAS} = 2.7$  V or  $(V_{OUT} + 1.6$  V), whichever is greater,  $V_{IN} = V_{OUT(NOM)} + 0.3$  V,  $I_{OUT} = 1$  mA,  $V_{EN} = 1$  V, unless otherwise noted.  $C_{IN} = 1$   $\mu$ F,  $C_{OUT} = 2.2$   $\mu$ F. Typical values are at  $T_J = +25^{\circ}C$ . Min/Max values are for  $-40^{\circ}C \le T_J \le 85^{\circ}C$  unless otherwise noted. (Note 5)


Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
Operating Input Voltage Range		V <sub>IN</sub>	V <sub>OUT</sub> + V <sub>DO</sub>		5.5	V
Operating Bias Voltage Range		V <sub>BIAS</sub>	(V <sub>OUT</sub> + 1.40) ≥ 2.4		5.5	V
Undervoltage Lock-out	V <sub>BIAS</sub> Rising Hysteresis	UVLO		1.6 0.2		V
Reference Voltage (Adj devices only)	$T_J = +25^{\circ}C$	V <sub>REF</sub>		0.800		V
Output Voltage Accuracy	(Note 4)	V <sub>OUT</sub>		±0.5		%
Output Voltage Accuracy (Note 4)	$\begin{array}{l} -40^{\circ}C \leq T_{J} \leq 85^{\circ}C, \ V_{OUT(NOM)} + 0.3 \ V \leq V_{IN} \leq \\ V_{OUT(NOM)} + 1.0 \ V, \ 2.7 \ V \ or \ (V_{OUT}(NOM) + \\ 1.6 \ V), \ whichever \ is \ greater < V_{BIAS} < 5.5 \ V, \\ 1 \ mA < I_{OUT} < 500 \ mA \end{array}$	$\begin{array}{c c} -40^{\circ}C \leq T_{J} \leq 85^{\circ}C, \ V_{OUT(NOM)} + 0.3 \ V \leq V_{IN} \leq & V_{OUT} & -1.5 \\ V_{OUT(NOM)} + 1.0 \ V, \ 2.7 \ V \ or \ (V_{OUT(NOM)} + \\ 1.6 \ V), \ whichever \ is \ greater < V_{BIAS} < 5.5 \ V, \end{array}$			+1.5	%
V <sub>IN</sub> Line Regulation	$V_{OUT(NOM)}$ + 0.3 V $\leq$ V <sub>IN</sub> $\leq$ 5.0 V	Line <sub>Reg</sub>		0.01		%/V
V <sub>BIAS</sub> Line Regulation	2.7 V or (V_{OUT(NOM)} + 1.6 V), whichever is greater < V_{BIAS} < 5.5 V	Line <sub>Reg</sub>		0.01		%/V
Load Regulation	I <sub>OUT</sub> = 1 mA to 500 mA	Load <sub>Reg</sub>		1.5		mV
V <sub>IN</sub> Dropout Voltage	I <sub>OUT</sub> = 150 mA (Note 6)	V <sub>DO</sub>		37	75	mV
	I <sub>OUT</sub> = 500 mA (Note 6)	V <sub>DO</sub>		140	250	
V <sub>BIAS</sub> Dropout Voltage	$I_{OUT}$ = 500 mA, $V_{IN}$ = $V_{BIAS}$ (Notes 6, 7)	V <sub>DO</sub>		1.1	1.5	V
Output Current Limit	V <sub>OUT</sub> = 90% V <sub>OUT(NOM)</sub>	I <sub>CL</sub>	550	800	1000	mA
ADJ Pin Operating Current (ADJ devices only)		I <sub>ADJ</sub>		0.1	0.5	μΑ
Bias Pin Operating Current	V <sub>BIAS</sub> = 2.7 V	I <sub>BIAS</sub>		80	110	μΑ
Bias Pin Disable Current	$V_{EN} \le 0.4 \text{ V}$	I <sub>BIAS(DIS)</sub>		0.5	1	μΑ
Vinput Pin Disable Current	$V_{EN} \le 0.4 \text{ V}$	I <sub>VIN(DIS)</sub>		0.5	1	μΑ
EN Pin Threshold Voltage	EN Input Voltage "H"	V <sub>EN(H)</sub>	0.9			V
	EN Input Voltage "L"	V <sub>EN(L)</sub>			0.4	
EN Pull Down Current	V <sub>EN</sub> = 5.5 V	I <sub>EN</sub>		0.3	1	μA
Turn–On Time	From assertion of V <sub>EN</sub> to V <sub>OUT</sub> = 98% V <sub>OUT(NOM)</sub> . V <sub>OUT(NOM)</sub> = 1.0 V	t <sub>ON</sub>		150		μS
Power Supply Rejection Ratio	$V_{IN}$ to $V_{OUT}$ , f = 1 kHz, $I_{OUT}$ = 150 mA, $V_{IN} \ge V_{OUT}$ +0.5 V	PSRR(V <sub>IN</sub> )		70		dB
	$V_{BIAS}$ to $V_{OUT},$ f = 1 kHz, $I_{OUT}$ = 150 mA, $V{\rm IN} \ge V_{OUT}$ +0.5 V	PSRR(V <sub>BIAS</sub> )		80		dB
Output Noise Voltage (Fixed Volt.)	V <sub>IN</sub> = V <sub>OUT</sub> +0.5 V, V <sub>OUT(NOM)</sub> = 1 V, f = 10 Hz to 100 kHz	V <sub>N</sub>		40		$\mu V_{RMS}$
Output Noise Voltage (Adj devices)	$V_{IN} = V_{OUT}$ +0.5 V, f = 10 Hz to 100 kHz	V <sub>N</sub>		50 x V <sub>OUT</sub>		$\mu V_{RMS}$
Thermal Shutdown	Temperature increasing			160		°C
Threshold	Temperature decreasing			140		
Output Discharge Pull–Down	$V_{EN} \leq$ 0.4 V, $V_{OUT}$ = 0.5 V, NCP133A options only	R <sub>DISCH</sub>		150		Ω


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Adjustable devices tested at 0.8 V; external resistor tolerance is not taken into account.

5. Performance guaranteed over the indicated operating temperature range by design and/or characterization. Production tested at T<sub>A</sub> = 25°C. Consider the initial of the initial of operating to provide the initial of the init










At T<sub>J</sub> = +25°C, V<sub>IN</sub> = V<sub>OUT(TYP)</sub> + 0.3 V, V<sub>BIAS</sub> = 2.7 V, V<sub>EN</sub> = V<sub>BIAS</sub>, V<sub>OUT(NOM)</sub> = 1.0 V, I<sub>OUT</sub> = 500 mA, C<sub>IN</sub> = 1  $\mu$ F, C<sub>BIAS</sub> = 0.1  $\mu$ F, and C<sub>OUT</sub> = 2.2  $\mu$ F (effective capacitance), unless otherwise noted.



#### **APPLICATIONS INFORMATION**




Figure 12. Typical Application: Low–Voltage DC/DC Post–Regulator with ON/OFF Functionality

The NCP133 dual–rail very low dropout voltage regulator is using NMOS pass transistor for output voltage regulation from  $V_{IN}$  voltage. All the low current internal control circuitry is powered from the  $V_{BIAS}$  voltage.

The use of an NMOS pass transistor offers several advantages in applications. Unlike PMOS topology devices, the output capacitor has reduced impact on loop stability. Vin to Vout operating voltage difference can be very low compared with standard PMOS regulators in very low Vin applications.


The NCP133 offers smooth monotonic start-up. The controlled voltage rising limits the inrush current.

The Enable (EN) input is equipped with internal hysteresis. NCP133 Voltage linear regulator Fixed and Adjustable version is available.

#### **Output Voltage Adjust**

The required output voltage of Adjustable devices can be adjusted from 0.8 V to 3.6 V using two external resistors.

Typical application schematics is shown in Figure 13.



**Figure 13. Typical Application Schematics** 

It is recommended to keep the total serial resistance of resistors (R1 + R2) no greater than 100 k $\Omega$ .

Recommended resistor values for programming the frequently used voltages can be found in the Table 1.

#### **Dropout Voltage**

Because of two power supply inputs  $V_{IN}$  and  $V_{BIAS}$  and one  $V_{OUT}$  regulator output, there are two Dropout voltages specified.

The first, the V<sub>IN</sub> Dropout voltage is the voltage difference (V<sub>IN</sub> – V<sub>OUT</sub>) when V<sub>OUT</sub> starts to decrease by percent specified in the Electrical Characteristics table. V<sub>BIAS</sub> is high enough; specific value is published in the Electrical Characteristics table.

The second,  $V_{BIAS}$  dropout voltage is the voltage difference ( $V_{BIAS} - V_{OUT}$ ) when  $V_{IN}$  and  $V_{BIAS}$  pins are joined together and  $V_{OUT}$  starts to decrease.

#### Input and Output Capacitors

The device is designed to be stable for ceramic output capacitors with Effective capacitance in the range from 2.2  $\mu$ F to 10  $\mu$ F. The device is also stable with multiple capacitors in parallel, having the total effective capacitance in the specified range.

In applications where no low input supplies impedance available (PCB inductance in  $V_{IN}$  and/or  $V_{BIAS}$  inputs as example), the recommended  $C_{IN} = 1 \,\mu\text{F}$  and  $C_{BIAS} = 0.1 \,\mu\text{F}$ or greater. Ceramic capacitors are recommended. For the best performance all the capacitors should be connected to the NCP133 respective pins directly in the device PCB copper layer, not through vias having not negligible impedance.

When using small ceramic capacitor, their capacitance is not constant but varies with applied DC biasing voltage, temperature and tolerance. The effective capacitance can be much lower than their nominal capacitance value, most importantly in negative temperatures and higher LDO output voltages. That is why the recommended Output capacitor capacitance value is specified as Effective value in the specific application conditions.

# **Enable Operation**

The enable pin will turn the regulator on or off. The threshold limits are covered in the electrical characteristics table in this data sheet. If the enable function is not to be used then the pin should be connected to  $V_{IN}$  or  $V_{BIAS}$ .

## **Current Limitation**

The internal Current Limitation circuitry allows the device to supply the full nominal current and surges but protects the device against Current Overload or Short.

# **Thermal Protection**

Internal thermal shutdown (TSD) circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When TSD activated, the regulator output turns off. When cooling down under the low temperature threshold, device output is activated again. This TSD feature is provided to prevent failures from accidental overheating.

Activation of the thermal protection circuit indicates excessive power dissipation or inadequate heatsinking. For reliable operation, junction temperature should be limited to  $+125^{\circ}$ C maximum.

# Table 1. RESISTOR VALUES FOR PROGRAMMING THE OUTPUT VOLTAGE

V <sub>OUT</sub> (V)	R <sub>1</sub> (kΩ)	R <sub>2</sub> (kΩ)
0.8	Short	Open
0.9	10.0	80.6
1.0	19.6	78.7
1.05	24.3	78.7
1.1	24.9	66.5
1.2	33.2	66.5
1.5	43.2	49.9
1.8	41.2	33.2
2.5	42.2	20.0
3.3	61.9	20.0

NOTE:  $V_{OUT} = 0.8 \times (1 + R_1/R_2)$ 

Resistors in the table are standard 1% types


## ORDERING INFORMATION

Device	Nominal Output Voltage	Marking	Marking Rotation	Option	Package	Shipping <sup>†</sup>	
NCP133AMX090TCG	0.90 V	D	90°				
NCP133AMX100TCG	1.00 V	3	0°				
NCP133AMX105TCG	1.05 V	4	0°				
NCP133AMX110TCG	1.10 V	5	0°	Output Active Discharge			
NCP133AMX115TCG	1.15 V	Т	90°				
NCP133AMX120TCG	1.20 V	6	0°			XDFN6	
NCP133AMX125TCG	1.25 V	E	90°		(Pb-Free)	3000 / Tape & Reel	
NCP133AMX130TCG	1.30 V	F	90°				
NCP133AMX150TCG	1.50 V	J	90°				
NCP133AMX180TCG	1.80 V	Q	90°				
NCP133AMXADJTCG	ADJ	К	90°				
NCP133BMXADJTCG	ADJ	Р	90°	Non–Active Discharge	1		

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

To order other package and voltage variants, please contact your ON Semiconductor sales representative

#### PACKAGE DIMENSIONS



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

0.35

1 40

6X

0.24

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without particular pupped, not observe soluce assume any insumy ansing out of the application of use of any product of using and/or specifications and an infamily, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the aboly, or other applications intended to support or sustain life, or for any other application in which the SCILLC product sould create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors hamless against all claims, costs, damages, and exponses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employeer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative